

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
		(metal\$3 near4 precursor) with ((dielctric oxide)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46
		("(microadjstructuremicrostru cture)with(gripermanipulator)").PN.	US-PGPU B; USPAT; USOCR	OR	OFF	2004/11/30 13:36
L1	1935	(oxide near4 (aluminum tatalum titanium)) with precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 09:17
L2	1269	((silicon germanium) near2 containing) with precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 09:25
L3	2493	(diffusi\$3 near2 barrier) with (dielectric)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 09:35
L4	4100	(diffusi\$3 near2 barrier) with (dielectric oxide)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 09:35
L5	72	2 and 4	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 09:40
L6	72	5 and precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 13:08
L7	28	6 and ('ald' atomic adj. layer)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46
L8	6	(metal\$3 near4 precursor) with ((dielctric oxide) with (diffusion near2 barrier))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46
L9	72	6 and precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 14:23
L10	6	8 and precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:37
L11	4549	(metal\$3 near4 precursor) with (dielctric oxide)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46

L12	100	11 and ((dielctric oxide) with (diffusion near2 barrier))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46
L13	10	12 and ('ald' atomic adj layer)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:52
L14	10	12 and (atomic adj layer)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 13:15
L15	1	"20040132313"	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 13:08
L16	15	"6077774"	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 14:39
L17	2	10/215990	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 15:22
L18	73	"6203613"	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 15:25
L19	2	10/215990	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 15:25
S1	71993	(method process\$3) with (side adj wall sidewall spacer)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/06/06 10:43
S2	10472	((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:43
S3	8483	((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and ((etch\$3) with (side adj wall sidewall spacer))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:44
S4	3612	((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 08:42

S5	1636	(((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:45
S6	1636	((((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:45
S7	364	((((((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate)) and ((rotation\$2 rotat\$2 rotating spin\$4 turning turn\$3) with substrate)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 08:50

S8	99	((((((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate)) and ((rotation\$2 rotat\$2 rotating spin\$4 turning turn\$3) with substrate)) and (acid with etch\$3)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 08:51
S9	10135	(method process\$3) with ((side adj wall sidewall spacer) with (gate transistor))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:41
S10	28954	((side adj wall sidewall spacer) with (gate transistor))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:43
S11	22184	((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:44
S12	13851	((((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:45
S13	4977	((((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:46

S14	4977	((((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate insulat\$3)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:48
S15	2079	((((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate insulat\$3)) and (wet near\$5 etch\$3)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:48

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Ret	Inventor	S	C	P	3	4
55	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6235456 B1	20010522		Graded anti-reflective barrier films for ultra-fine lithography	430/512	257/437		Ibok, Effiong E.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
56	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6197628 B1	20010306		Ruthenium silicide diffusion barrier layers and methods of forming same	438/238	257/486; 257/740; 257/741		Vaartsma, Brian A. et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
57	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6174590 B1	20010116		Isolation using an antireflective coating	428/209	257/E21.029; 257/E21.258; 257/E21.550		Iyer, Ravi et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
58	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6171703 B1	20010109		Hermetic substrate coatings in an inert gas atmosphere	428/446	257/E21.502; 257/E23.118; 438/600		Haluska, Loren Andrew	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
59	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6121133 A	20000919		Isolation using an antireflective coating	438/636	257/E21.029; 257/E21.258; 257/E21.550		Iyer, Ravi et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
60	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6096640 A	20000801		Method of making a gate electrode stack with a diffusion barrier	438/652	257/E21.2; 257/E29.157; 438/653		Hu, Yongjun	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
61	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5962904 A	19991005		Gate electrode stack with diffusion barrier	257/412	257/751; 257/915; 257/E21.2		Hu, Yongjun	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
62	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5563102 A	19961008		Method of sealing integrated circuits	438/614	257/E23.167; 438/702; 438/761		Michael, Keith W.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
63	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5436029 A	19950725		Curing silicon hydride containing materials by exposure to nitrous oxide	427/126.2	257/E21.271; 257/E23.12; 438/666		Ballance, David S. et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
64	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5380567 A	19950110		Hermetic coatings by heating hydrogen silsesquioxane resin in an inert atmosphere	427/578	257/E21.502; 257/E23.118; 438/600		Haluska, Loren A.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
65	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5318857 A	19940607		Low temperature ozonolysis of silicon and ceramic oxide precursor polymers to	428/552	257/E21.271; 257/E23.118		Haluska, Loren A.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>

EAST: [6174.wsp:1]

File View Edit Tools Window Help

5 and precursor

USPAT.EPQ.JPG

Default generator: OR

5 and precursor

BRF form SAR form Image Text HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Ret	Inventor	S	C	P	3	4
63			US 5436029 A	19950725		Curing silicon hydride containing materials by exposure to nitrous oxide	427/126.2	257/E21.271; 257/E23.12;		Ballance; David S. et al.					
64			US 5380567 A	19950110		Hermetic coatings by heating hydrogen silsesquioxane resin in an inert atmosphere	427/578	257/E21.502; 257/E23.118;		Haluska; Loren A.					
65			US 5318857 A	19940607		Low temperature ozonolysis of silicon and ceramic oxide precursor polymers to	428/552	257/E21.271; 257/E23.118;		Haluska; Loren A.					
66			US 5008320 A	19910416		Platinum or rhodium catalyzed multilayer ceramic coatings from hydrogen	524/361	428/457; 428/688;		Haluska; Loren A. et al.					
67			US 4997482 A	19910305		Coating composition containing hydrolyzed silicate esters and other metal oxide	106/287.16	257/E21.266; 257/E21.271;		Haluska; Loren A. et al.					
68			US 4973526 A	19901127		Method of forming ceramic coatings and resulting articles	428/697	427/255.31; 427/255.37;		Haluska; Loren A.					
69			US 4911992 A	19900327		Platinum or rhodium catalyzed multilayer ceramic coatings from hydrogen	428/698	427/122; 427/126.2;		Haluska; Loren A. et al.					
70			US 4808653 A	19890228		Coating composition containing hydrogen silsesquioxane resin and other metal oxide	524/398	106/287.1; 106/287.14;		Haluska; Loren A. et al.					
71			US 4753856 A	19880628		Multilayer ceramic coatings from silicate esters and metal oxides	428/698	257/E21.266; 257/E21.271;		Haluska; Loren A. et al.					
72			US 4753855 A	19880628		Multilayer ceramic coatings from metal oxides for protection of electronic devices	428/702	257/E21.502; 257/E23.118;		Haluska; Loren A. et al.					

HTML

Ready